Abstract. Variability in device characteristics will affect the scaling and integration of next generation nano-CMOS transistors. Intrinsic parameter fluctuations introduced by random discrete dopants, line edge roughness and oxide thickness fluctuations are among the most important sources of variability. In this paper the variability introduced by the above sources is studied in a set of well scaled MOSFETs with channel lengths of 25, 18, 13, and 9 nm. The effect of each source of intrinsic parameter fluctuation is quantified and compared. The random discrete dopants are responsible for the strongest variations followed closely by line edge roughness. The statistical independence of the different sources of fluctuations is also studied in the case of a 35 nm MOSFET.
Introduction
It is now widely recognised that variability in the device characteristics will be one of the major stumbling blocks to scaling and integration for the next generation nano-CMOS transistors and circuits [1] . The intrinsic parameter fluctuations introduced by the discreteness of charge and matter, which cannot be reduced by tightening the process control, have an increasing contribution to the variability of the scaled devices [2] . In this paper, using statistical 3D simulations, we study the intrinsic parameter fluctuations in conventional MOSFETs scaled to 25, 18, 13, and 9 nm channel lengths according to the requirements of the International Roadmap for Semiconductors (ITRS) for high performance devices in the 65, 45 32 and 22 nm technology nodes respectively. Although the expectations are that conventional MOSFETs will be replaced by fully depleted SOI or double gate transistors after the 45 nm technology node, recently it has been demonstrated experimentally that this remarkably robust and cost efficient device could be successfully scaled to a 10 nm channel length [3] . It is therefore important to understand the limits of scaling and the effects that intrinsic parameter fluctuations will have on the operation of conventional MOSFETs.
Simulation Methodology
In this paper we simulate realistic conventional MOSFETs with doping profiles obtained from carefully designed process simulation flows based on the scaling of a real 35 nm physical gate length transistor manufactured by Toshiba. This device, with retrograde channel doping and pockets, is representative of the mature stage of the 90nm technology node [4] . The impact of three different sources of intrinsic parameter fluctuation: discrete random dopants (RD), line edge roughness (LER) and oxide thickness fluctuations (OTF); have been studied and compared in the simulations. The simulations have been performed with the Glasgow 'atomistic' device simulator [2] , which has been carefully calibrated with respect to the 35 nm Toshiba MOSFET. The structure of this reference device is illustrated in Fig. 1 . It can be seen that the device has both source and drain extensions as well as HALO doping in the substrate. The continuous (average) 1D channel doping distributions in the reference and scaled transistors are illustrated in Fig.2 . The increasingly high doping concentration in the channel of the scaled devices is needed to suppress short channel effects. This, however, leads to the possibility of increased parameter fluctuations due to random discrete dopants and could become problematic. 
Single sources of fluctuations
In order to study the effect of the individual sources of intrinsic parameter fluctuations, samples of 200 microscopically different square (i.e. W channel =L channel ) devices were simulated for each channel length and each source so that the average could be extracted along with the standard deviation of the threshold voltage. In the next four figures we present, for each of the above sources of fluctuations, the simulation results for the standard deviation of the threshold voltage and its mean value shift compared to the threshold voltage of a continuously doped ideal device. Fig. 4 shows that in the RD case the standard deviation of the threshold voltage nonlinearly increases from 33 mV in the 35 nm transistor to approx 200 mV in the 9 nm one. This standard deviation is complemented by an approximately 100 mV of threshold voltage lowering in the 9 nm MOSFET. In the LER simulations two scenarios have been followed. In the first scenario illustrated in Fig. 5 an LER of 4 nm was used at all channel lengths representing the current status of the lithography process and following the assumption that the scaling of LER will be a very difficult task due to the molecular structure of the photoresist. In this case the LER related standard deviation, which is initially lower when compared to RD, takes over at 18 nm channel length and reaches the alarming value of almost 400 mV at 9 nm. This is complemented again with approximately a 100 mV threshold voltage lowering at 9 nm. In the second scenario the LER follows the values prescribed by the ITRS. In this case the corresponding threshold voltage fluctuations illustrated in Fig. 6 are much better controlled reaching approximately 35 mV at the 9 nm channel length and the threshold voltage lowering remains negligible.
As illustrated in Fig. 7 the OTF results in a 45 mV threshold voltage standard deviation at 9 nm channel length but produces a steady increase in the threshold voltage, compared to the continuous doping simulations, which at 9 nm reaches 20 mV. 
Conclusion
We have studied the effects of intrinsic parameter fluctuations in a variety of scaled devices typical for all technology nodes until the end of the ITRS. The scaling is based on the real doping profile of an experimental 35 nm MOSFET following the guiding requirements of the ITRS. It has been shown that intrinsic parameter fluctuations will have a great impact on the operation of the scaled conventional MOSFETs, with random discrete dopants having the dominant effect for channel lengths above 18 nm. Below this channel length the line edge roughness takes over if not reduced below its current value. The oxide thickness variations play a less significant role but below 10 nm become noticeable. The statistical independence of these sources have been illustrated at 35 nm channel length which allows the effects of the corresponding parameter fluctuations to be added together in a statistical fashion in order to estimate their combined effect. 
